GPGPU

Warped-Compaction: Maximizing GPU Register File Bandwidth Utilization via Operand Compaction
The GPU has been successfully used for diverse emerging compute-intensive applications, including imaging, computer vision, and more …
Eunbi Jeong, Ipoom Jeong, Myung Kuk Yoon, Nam Sung Kim
PDF Cite
Marching Page Walks: Batching and Concurrent Page Table Walks for Enhancing GPU Throughput
Virtual memory, with the support of address translation hardware, is a key technique in expanding programmability and memory management …
Jiwon Lee, Gun Ko, Myung Kuk Yoon, Ipoom Jeong, Yunho Oh, Won Woo Ro
PDF Cite
Triple-A: Early Operand Collector Allocation for Maximizing GPU Register Bank Utilization
Recent GPUs provisioned with large register files cannot fully utilize the bandwidth between the register files and execution …
Ipoom Jeong, Eunbi Jeong, Nam Sung Kim, Myung Kuk Yoon
PDF Cite
Triple-A: Early Operand Collector Allocation for Maximizing GPU Register Bank Utilization
INTERPRET: Inter-Warp Register Reuse for GPU Tensor Core
TBD
Jae Seok Kwak, Myung Kuk Yoon, Ipoom Jeong, Seunghyun Jin, Won Woo Ro
PDF Cite
CASH-RF: A Compiler-Assisted Hierarchical Register File in GPUs
Spin-transfer torque magnetic random-access memory (STT-MRAM) is an emerging nonvolatile memory technology that has been received …
Yunho Oh, Ipoom Jeong, Won Woo Ro, Myung Kuk Yoon
PDF Cite
TEA-RC: Thread Context-Aware Register Cache for GPUs
asd
Ipoom Jeong, Yunho Oh, Won Woo Ro, Myung Kuk Yoon
PDF Cite